Rank: 1190 based on 70 downloads (last 30 days) and 5 files submitted
Personal Profile:
Professional Interests:

 

Watch this Author's files

 

Files Posted by Igal View all
Updated   File Tags Downloads
(last 30 days)
Comments Rating
17 Dec 2012 Screenshot Bit Packet Analyzer The Bit Packet Analyzer can be used to analyze bit streams for repeating patterns (e.g. preamble) Author: Igal communications, signal processing, gui, bit, packet 9 0
26 Feb 2012 Screenshot Simulink model for Fetal ECG extraction (HDL Compatible algorithm) This is an HDL Coder compatible Fetal ECG extraction algorithm. Author: Igal biotech, demo, signal processing, simulation, simulink, medical 50 0
  • 4.0
4.0 | 1 rating
06 Sep 2011 HDL Coder Compatible edge detector Simulink HDL Coder compatible negative and positive edge detectors. Author: Igal hdl, edge, verilog, vhdl, simulink 6 0
05 Sep 2011 HDL coder compatible 1D Positive and Negative edge detectors The default 1D Simulink edge detector is not HDl Coder compatible, so here's an alternative. Author: Igal edge, logic, hdl coder, verilog, vhdl 2 0
26 Apr 2011 IEEE single precision floating point number <=> uint 32 converter C based S-Function blocks implementing biderectional convertion single precision floats <=> uint32 Author: Igal fpga, floating point core, ieee single, uint32, control design, signal processing 3 0
Comments and Ratings on Igal's Files
Updated File Comment by Comments Rating
14 May 2012 Simulink model for Fetal ECG extraction (HDL Compatible algorithm) This is an HDL Coder compatible Fetal ECG extraction algorithm. Author: Igal Benjamin

Top Tags Applied by Igal
signal processing, simulink, edge, hdl, simulation
Files Tagged by Igal View all
Updated   File Tags Downloads
(last 30 days)
Comments Rating
17 Dec 2012 Screenshot Bit Packet Analyzer The Bit Packet Analyzer can be used to analyze bit streams for repeating patterns (e.g. preamble) Author: Igal communications, signal processing, gui, bit, packet 9 0
26 Feb 2012 Screenshot Simulink model for Fetal ECG extraction (HDL Compatible algorithm) This is an HDL Coder compatible Fetal ECG extraction algorithm. Author: Igal biotech, demo, signal processing, simulation, simulink, medical 50 0
  • 4.0
4.0 | 1 rating
06 Sep 2011 HDL Coder Compatible edge detector Simulink HDL Coder compatible negative and positive edge detectors. Author: Igal hdl, edge, verilog, vhdl, simulink 6 0
05 Sep 2011 HDL coder compatible 1D Positive and Negative edge detectors The default 1D Simulink edge detector is not HDl Coder compatible, so here's an alternative. Author: Igal edge, logic, hdl coder, verilog, vhdl 2 0
26 Apr 2011 IEEE single precision floating point number <=> uint 32 converter C based S-Function blocks implementing biderectional convertion single precision floats <=> uint32 Author: Igal fpga, floating point core, ieee single, uint32, control design, signal processing 3 0

Contact us