HDL Verifier Support Package for Xilinx FPGA Boards
Debug and test HDL code on Xilinx FPGAs and Zynq SoCs.
6.2K Downloads
Updated
20 Mar 2024
HDL Verifier™ Support Package for Xilinx® FPGA Boards contains the board definition files for FPGA-in-the-loop (FIL) simulation with HDL Verifier and supported Xilinx FPGA and Zynq® SoC boards. With FIL simulation, use MATLAB® or Simulink® to test designs in real hardware for any existing HDL code.
The FPGA Data Capture capability lets you observe signals from your design in MATLAB while the design is running on the Xilinx FPGA or Zynq SoC. Then use these signals in MATLAB or Simulink for analysis and verification, or view them using the Logic Analyzer in DSP System Toolbox.
AXI Manager IP included in the support package enables you to read from or write to on-board memory locations directly from MATLAB.
MATLAB Release Compatibility
Created with
R2014a
Compatible with R2014a to R2024a
Platform Compatibility
Windows macOS (Apple silicon) macOS (Intel) LinuxCategories
- Code Generation >
- Code Generation > HDL Verifier >
- FPGA, ASIC, and SoC Development > HDL Verifier >
- Code Generation > HDL Coder > HDL Coder Supported Hardware >
- FPGA, ASIC, and SoC Development > HDL Coder > HDL Coder Supported Hardware >
- FPGA, ASIC, and SoC Development >
Find more on Code Generation in Help Center and MATLAB Answers
Tags
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!Discover Live Editor
Create scripts with code, output, and formatted text in a single executable document.