Dual Core Blackfin Application Example
by Mark Walker
14 May 2008
(Updated 07 Oct 2009)
Target both cores of a BF561 microprocessor with Real-Time Workshop Embedded Coder
|
Watch this File
|
| File Information |
| Description |
This example application shows you how to use Real-Time Workshop Embedded Coder to target a dual core Blackfin microprocessor. The complete build is managed by a template makefile and control over the memory regions is provided by custom storage classes. The example imposes a top level architecture on the model to define the split of model code between the two cores. This document describes a complete run-through of the model from Simulink simulation to code simulation using VisualDSP. I think it will take about 1 hour to go through the example once you have VisualDSP installed.
The submission contains a file readme.html that gives a full description of the application example. |
| Required Products |
Simulink Coder
Embedded Coder
Simulink
Stateflow
Stateflow Coder
DSP System Toolbox
Signal Processing Toolbox
|
| MATLAB release |
MATLAB 7.9 (R2009b)
|
| Other requirements |
Analog Devices VisualDSP 4.5, 5.0.
PC Only
It will work with VisualDSP as an instruction set simulator and can should also run on one of the evaluation boards, such as the EZ-Kit Lite. |
|
Tags for This File
|
| Everyone's Tags |
|
| Tags I've Applied |
|
| Add New Tags |
Please login to tag files.
|
| Updates |
| 07 Oct 2009 |
Now R2009b compatible. |
|
Contact us